PATMOS 2010 - Grenoble - 7-10 September 2010
Home
Committees
Call For Papers
Fringe Tutorial
History
Submissions
Technical Program
Venue
Registration
Accommodation
About Grenoble
Contacts

Keynote:

Friday, 10th, 08:30 - 09:30


Chair: Katell Morin-Allory, TIMA, France


"Signing off industrial designs on evolving technologies"

Sébastien MARCHAL - STMicroelectonics.

Abstract

Many specific challenges need to be addressed in current SOC designs to offer a competitive product. Chip content become highly heterogeneous, performance has to be on the leading edge and robustness needs be guaranteed. Besides the technical merits, the "date of availability" of the product plays a key role in its overall competitiveness. Therefore, as schedule pressure is increasing, moving to new technology requires more parallelization of activities that used to done serially. When the technology brick, which is the first link of the chain, moves through various maturity levels, the whol edesign process may be impacted. Traditionally, the impact of such evolutions were not anticipated. Layout were updated as a consequence of design rules changes. "Brute force" timing margins were put in the models regardless of design specificities. Design For Variation techniques operate at design flow, SOC design and library/IP design levels to anticipate those variations. Different examples of Design Rules changes or Timing variations are discussed, and techniques to handle such changes are covered. Some aspects of Silicon process corners variations are also presented. Part of the talk covers clock network building techniques which are variation friendly. Impact of such techniques on final design analysis, also called SignOff are demonstrated. How DFV can simplify SignOff is finally discussed.

Biography

Sebastien Marchal received his engineering degree in 'microtechnology' from the Swiss Federal Institute of Technology in Lausanne (EPFL) in 1996. He has worked on multi facet of the CAD flows at STMicroelectronics since 1997 and is now an Expert in STM for what relates to signoff timing and signal integrity solutions. Past experience include the creation of the first SOC timing integration flow used in STM, creation of a black box budgeting solution, and current source modeling. Current transversal activities involve timing signoff methodologies for 32/28/22nm nodes. In 2009, Sebastien was part of the team that received the ST Corporate STAR 2009 Silver Award related to on-chip silicon monitoring, and the 'Design for Reliability Excellence in Practice'.
Externally to STM, Sebastien is Vice Chairman for the IEEE-ISTO Liberty Technology Advisory Board.

Cable cabine
Grenoble by night
Montains
World Trade Center of Grenoble
IEEE France CEA LETI MINALOGIC TIMA Laboratory Grenoble-INP CNRS UJF-Grenoble